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1571 ABSTRACT 
A silicon wafer is provided which does not employ 
individually bonded leads between the ‘IR sensitive 
elements and the input stages of multiplexers. The wafer 
is first coated with lead selenide in a first detector array 
area and is thereafter coated with lead sulfide within a 
second detector array area. The described steps result in 
the direct chemical deposition of lead selenide and lead 
sulfide upon the silicon wafer to eliminate individual 
wire bonding, bumping, flip chipping, planar intercon- 
necting methods of connecting detector array elements 
to silicon chip circuitry, e.g., multiplexers, to enable 
easy fabrication of very long arrays. The electrode 
structure employed, produces an increase in the electri- 
cal field gradient between the electrodes for a given 
volume of detector material, relative to conventional 
electrode configurations. 
21 Claims, 2 Drawing Figures 
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plane member having an extended range of spectral 
It is a further object of the present invention to elimi- 
nate electrical connections by directly chemically de- 
The invention described herein was made in the per- 5 positing lead sulfide and/or lead selenide upon the sur- 
formance of work under NASA Contract No. NAS- face of pre-metallized silicon wafers, preferably con- 
27999, Subcontract No. 3581, and is subject to the pro- taining multiplexer devices. 
visions of Section 305 of the National Aeronautics and It is yet a further object of the present invention to 
Space Act of 1958 (72 Stat. 435; 42 U.S.C. 2457). provide a light detector having an electrode structure 
10 which increases the electrical field potential gradient 
BACKGROUND O F  THE INVENTION across a given quantity of photosensitive material rela- 
The present invention relates to the field of convert- tiVe to Conventional electrode placement, to increase 
ing optical images to electrical pulse trains. the gain and sensitivity of the photosensitive elements. 
It is deemed desirable to fabricate very long high It is ak.0 an object Of the invention to provide a 
density linear arrays of PbS and PbSe infrared sensitive 15 method for fabricating the array which eliminates the 
photoconductor material for scanning optical images Prior art steps of etching away of photosensitive mate- 
converting them into electrical signals represents- rial to produce numerous "islands" of detector elements 
tive of the images. The prior art suggests the use of which, if the etching is not highly precise, could result 
arrays of PbS and arrays of PbSe for detecting infrared in 
radiation. see SPIE, volume 197, pp. 9-18 (1979). In accordance with a preferred method of the present 
While U.S. Pat. No. 3,808,435 teaches the use of ar- invention, a silicon wafer is provided having a first 
tion, this material is electically coupled to a CCD semi- therein, defining a first IR detector array area, and a 
second group of electrodes thereon defining a second conductor chip through numerous separate electrical 
leads. See FIG. and column 2, lines through The 25 IR detector array area. The wafer is immersed in a bath having a lead to selenium ion ratio of 5:l. The deposi- CCD devices are employed to serially generate electri- tion of PbSe is carried out for 60 minutes with an ever cal signals proportional to the intensity of infrared radi- increasing temperature of the bath from 25" C. to 50' C., ation projected upon the light sensitive elements con- and a second coat of PbSe is thereafter added in the 
converted into electrical pulse trains is scanned across however an iodine solution added to produce a lead to 
progressively sensed by successive detectors in respec- thereafter sensitized by baking the wafer in air at a 
tive columns of the array. The result is the shifting, temperature of 3750 c. for a period of minutes. The 
the length Of the CCD9 Of injected charges in 35 PbSe deposited is thereafter etched away, to leave a 
pat. No. 3988394379 each IR detector is coup1ed to a overlaying the first array area. The wafer is thereafter 
particular CCD stage via electrical leads which pass immersed in a bath having a Pb++:S--:OH-ion ratio 
through a set of openings in the insulating oxide layer. of 1:4:10, the deposition time being 75 minutes, and the 
See the bottom of column lines 53 40 temperature increasing between 12" C. and 75" C. dur- 
through 55. In U.S. pat. No. 490649533, pbs elements ing the immersion process. This produces a first lead 
are electrically connected to a SiliCOn CCD device Via coat which is dried, Generally, additional coats 
conductors 24 shown in FIG. 1;  See the top of column 6. may be added to tailor the detector characteristics for a 
Thus the prior art teaches the use of discrete elements given application, such as resistivity, noise, responsiv- 
Of IR sensitive material electrically coupled via leads or 45 ity, time constant and spectral response. The resulting 
other metallic electrodes to mUltipleXing circuitry in a pbS layer is thereafter etched away to leave a second 
silicon wafer, such as a CCD. The necessity Of provid- unitary strip (rather than islands) of PbS material over- 
ing a separate lead or contact from each detector, &I run laying the second array area. A tooth-like configuration 
off of the focal Plane where the IR detectors are Ps i -  of the electrodes result in an increase in the electrical 
tioned, to an associated Stage of a multiplexing Unit, for 50 field gradient across the IR sensitive elements relative 
converting the parallel signals into a serial pulse train, to conventional electrode placement. 
makes it impractical to fabricate arrays greater than 50 Other objects, features and advantages of the present 
to 100 elements long, due to the bonding of numerous invention will become apparent upon the study of the 
leads between the photosensors and the multiplexer following specific description taken in conjunction with 
units. 
PbSe IR DETECTOR ARRAY8 response. 
Of the array. 
20 
rays of photosensitive material detecting infrared radia- group Of thereon toea multiplex unit 
netted in parallel to the CCD stages' The image to be 30 Same manner through the use of the Same bath with 
the array Of detectors so that portions Of the image are iodide ion ratio of 100:1. The resulting PbSe layer is 
synchronism with the scanning of the image* In u*s. remaining unitary strip (rather than islands) of PbSe 
and column 
55 the drawing in which: 
SUMMARY FIG. 1 illustrates the silicon wafer with the above 
PIG. 2 illustrates a point with respect to the advan- 
mentioned linear arrays of IR detectors thereon; and AND OBJECTS O F  THE INVENTION 
Thus it is an important object of this invention to 
provide a method of fabricating a silicon wafer contain- 60 
ing multiplexing circuitry, having very large numbers 
of IR sensitive elements thereon, which elements need 
not be individually bonded to associated stages of the 
multiplexers. 
vide a method of directly coating surfaces of a silicon 
wafer with both lead sulfide and lead selenide IR detec- 
tor material, to provide a composite IR detector focal 
tages of the tooth-likeelectrodes. - 
SPECIFIC DESCRIPTION 
Referring now to FIG. 1, a preferred configuration of 
the invention comprises a silicon wafer 1 having a pre- 
metallized centralized electrode 2 positioned upon the 
It is a further object of the present invention to pro- 65 wafer. A first linear detector array area 3, comprises a 
first set of rectangular tooth-like projections 5 of the 
central electrode 2 and premetallized thin elongated 
electrodes 4, the electrodes 4 being coupled to associ- 
4,602,15 8 
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ated stages of PbSe multiplexer 6, which preferably is area 3 is thereafter provided by employing a negative 
formed within silicon wafer 1. In the final product, photoresist and using a process similar to the previous 
PbSe will be present between thin, elongated electrodes steps. 
4, and the tooth-like projections 5 of electrode 2, to PbS is now chemically deposited over the entire sur- 
form a first linear array area. In a similar manner, a 5 face portion of silicon wafer 1, by providing a third bath 
second h e a r  detector array area 10 includes a second having a lead to sulfide to hydroxide ion ratio of 1 :4: 10. 
set of rectangular tooth-like projections 5' of the central This ratio is attainable by mixing thiourea (0.02M), lead 
electrode 2, together with thin, elongated electrodes 7 (11) acetate (0.08M), and sodium hydroxide (0.2M), 
as shown. PbS will be positioned between the thin, thereby to form the third bath. The silicon wafer 1 is 
elongated electrodes 7 and the tooth-like projections 5', 10 thereafter immersed into the bath for a period of 75 
and as a result two linear arrays will be closely posi- minutes with an initial temperature of 12" C. upon im- 
tioned to provide an enhanced wavelength IR sensitive mersion and a final temperature of 750 c. upon removal. 
detector unit. More specifically, a Strip of PbSe having As in the case of the first and second baths, the rate of 
a width of dimension "A" will be formed (area 3) to- change of the third bath temperature will decrease with gether with a strip of PbS (area 10) having a width of 15 time, since the deposition baths are within a container in 
dimension "B". This will result in the detector elements turn positioned within a heated bath maintained at the 
being square. final temperature of the deposition baths throughout the 
entire time periods. Satisfactory results would be attain- 
convert the signals generated by the PbSe material into able should the 75 minute period be varied between 60 
lead 8 of the "PbSe" multiplexer 6. In like manner, ofthe third bath could be between and 140 c. and 
80" C. The PbS coating is thereafter dried and subse- gated leads 7, will generate a serial pulse train at the output of lead 9. quent coats may be added, if desired, as mentioned 
is accomplished by mixing selenourea (0.2 molar), with The unwanted PbS deposited upon wafer 1 in areas lead (11) acetate (1.1 molar), in quantities to produce a other than within second detector array area 10, is now first bath having a lead to selenium ion ratio of 5:l. The 
67 whether a CCD Or Otherwise, 
pulse trains which are generated upon Output 2o minutes and 90 minutes, The initial temperature range 
"pbS" l1 having its stages coup1ed to the final bath temperature could be between 70" C. and 
The deposition of PbSe in the first detector array area 25 before. 
silicon wafer is immersed in the resulting first bath for a 
period of 60 minutes, with an ever increasing tempera- 30 
removed by the Of the steps 
Of PbSe above in connection with 
ture of the bath from the initial 250 c. level upon immer- 
sion, to 500 c. at the end of the 60 minute period; a 
from areas outside of the first detector area 3. Long 
term protection of the PbSe and PbS materials involves 
~ 
conventional bath heater could be employed for this 
purpose. The wafer is preferably rotated in the solution 
A second bath is provided, like the first bath, but 
deposition of ZnSe Over the materials by sputtering 
evaporation, in accordance with prior art 
dual array, extended spectral response 
Or 
at 2 revolutions per minute. 
having an iodine solution applied to the first bath to IR detector wafer, comprises a first set of aligned rect- 
provide a preferred Pb:I ion ratio of 100.1. After inser- angular tooth-like electrodes 5 positioned along the left 
tion of the wafer into the second bath, the temperature hand portion Of the common conductor 2* and a second 
is increased during the 60 minute immersion period as 40 set of aligned tooth-like electrodes coupled to the right 
specified above. It is believed that satisfactory results hand portion Of the conductor 2* which are 
are also attainable if the lead to selenium ion ratio is staggered as shown, with to the first set. The 
within the of4:1 to 7:1, the immersion time period third set of thin elongated electrodes 4 are coupled in 
is varied between 40 and 90 minutes; the initial bath parallel to the PbSe multiplexer 6, whereas thin elon- 
temperature upon the wafer being between 20" c. and 45 gated electrodes 7 are coupled in parallel to individual 
30" C. and the final bath temperature being between 45" stages ofthe PbS multiplexer 11. 
C. and 55" C. The Pb:I ion ratio could be between 8O:l While the invention does not require this configura- 
and 130:l. Other halogen ions such as, for example, or tion of electrodes, the configuration shown is preferred, 
Br-may be used. since the positioning of the elongated electrodes be- 
The resulting PbSe film formed upon the silicon 50 tween the common tooth-like electrodes, as shown, 
wafer is now sensitized by baking the wafer in air at a results in an increase in the electrical field gradient 
temperature of 375" c. for a period of 90 minutes. It is across the photosensitive material therebetween, rela- 
believed that satisfactory results would be attainable tive to the gradient produced by the straightforward 
employing a temperature range of360" c. to 395" c. for placement of electrodes indicated in FIG. 2. This is 
periods ranging between 80 minutes and 120 minutes. 55 because the interleaved electrode arrangement of FIG. 
The next step involves removing the PbSe from the 1 reduces the separation between the elongated elec- 
surface areas of the silicon wafer 1, except for the first trodes and the tooth-like electrodes common to conduc- 
detector array area 3. This conventional removable tor 2. FIG. 2 illustrates the conventional electrode 
process involves the application of positive photoresist, placement wherein a greater separation betweeen elec- 
such as AZ1450J; photoresist softbake; alignment ofthe 60 trodes 21 and 22, positioned on either side of a photode- 
appropriate array mask over the silicon wafer; and ex- tector element 23, is needed for a given equivalent area 
posure, using a mask aligner, with an appropriate ultra- of detector material. This greater separation reduces the 
violet light source; development of the resist pattern electrical field gradient relative to the increased gradi- 
over the first detector array area 3 to protect it from ent attained by the invention, whereby the photodetec- 
being etched away, and chemically etching away the 65 tor material substantially surrounds the thin elongated 
unwanted PbSe in the areas outside of the first detector electrodes 4 and 7. This is evident by comparing dimen- 
array area 3. Temporary or permanent protection of the sion c of FIG. 2 with the distance between the elec- 
delineated PbSe strip occupying the first detector array trodes of FIG. 1. 
35 techniques. 
The 
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The electrode configuration and associated method 
described herein, also eliminates etching away of nu- 
merous portions of a deposited photodetector material 
to produce individual elements or islands of material, as 
the material is delineated as unitary strips or blocks. In 5 
contrast, producing numerous islands could result in 
malfunctions, if the etching process forming the islands 
become non-uniform. The forming of unitary strips of 
IR sensitive material alleviates this potential problem. 
trodes are preferably gold, adhered to the silicon wafer 
surface by an intermediate layer of chromium, palla- 
dium or titanium-tungsten. 
While preferred embodiments of the invention have 
been described, it is to be understood that the invention 15 
may be practised other than as set forth above, and thus 
the scope of the invention is to be limited only by the 
language of the following claims, and reasonable equiv- 
alents thereof. For example, PbSe could be deposited in 
accordance with the invention without the addition of a 20 
PbS layer. The novel electrode configuration could be 
employed in connection with other photosensitive ma- 
terials. 
In order to minimize noise, the pre-metallized elec- 10 
I claim: 
1. A light detector array formed upon a,substrate 25 
comprising: 
a. a set of tooth-like electrodes positioned upon said 
b. a set of elongated electrodes, positioned upon said 
substrate; 
substrate, each elongated electrode positioned be- 30 
tween a pair of said tooth-like electrodes; and 
c. a layer of photosensitive detector material posi- 
tioned upon said substrate between said tooth-like 
electrodes and said elongated electrodes. 
2. The combination as set forth in claim 1 further 35 
including a parallel to serial pulse train multiplexer 
associated with said substrate, and means for coupling 
said elongated electrodes in parallel to said multiplexer. 
3. The combination as set forth in claim 1 or 2 
wherein said set of tooth-like electrodes are rectangular 40 
and said elongated electrodes have a width substantially 
less than the widths of said tooth-like electrodes. 
4. A light detector array substrate comprising: 
a. a first set of aligned tooth-like electrodes positioned 
upon said substrate and a second set of aligned 45 
tooth-like electrodes positioned upon said sub- 
strate; 
b. a third set of elongated electrodes, positioned upon 
said substrate, each elongated electrode of said 
third set positioned between a pair of electrodes of 50 
said first set of tooth-like electrodes, and a fourth 
set of elongated electrodes positioned upon said 
substrate, each elongated electrode of said fourth 
set positioned between a pair of electrodes of said 
c. a first layer of photosensitive detector material 
positioned upon said substrate between said first set 
of tooth-like electrodes and said third set of elon- 
gated electrodes; and 
d. a second layer of photosensitive detector material 60 
positioned upon said substrate between said second 
set of tooth-like electrodes and said fourth set of 
elongated electrodes. 
5. The combination as set forth in claim 4 wherein 
said first and second layers of photosensitive detector 65 
material have a different spectral response. 
6. The combination as set forth in claim 5 wherein 
said first layer of photosensitive detector material com- 
second set of tooth-like electrodes; 55 
158 
prises PbSe and said second layer of photosensitive 
detector material comprises PbS. 
7. The combination as set forth in claim 4 wherein 
said first and second sets of aligned tooth-like electrodes 
are rectangular and said elongated electrodes have a 
width substantially less than the widths of said tooth- 
like electrodes. 
8. The combination as set forth in claim 5 wherein 
said first and second sets of aligned tooth-like electrodes 
extend from the same common conductor formed upon 
said substrate. 
9. The combination as set forth in claim 6 wherein 
said first and second sets of aligned tooth-like electrodes 
extend from the same common conductor formed upon 
said substrate. 
10. The combination as set forth in claims 4,5,6, 7,8, 
or 9 further including a first and second parallel to serial 
pulse train multiplexer associated with said substrate, 
means for coupling said third set of elongated elec- 
trodes to said first mutiplexer and means for coupling 
said fourth set of elongated electrodes to said second 
multiplexer. 
11. A silicon light detector array wafer comprising: 
a. a first set of aligned tooth-like electrodes positioned 
upon said wafer and a second set of aligned tooth- 
like electrodes positioned upon said wafer; 
b. a third set of elongated electrodes, positioned upon 
said wafer, each elongated electrode of said third 
set positioned between a pair of electrodes of said 
first set of tooth-like electrodes, and a fourth set of 
elongated electrodes positioned upon said wafer, 
each elongated electrode of said fourth set posi- 
tioned between a pair of electrodes of said second 
set of tooth-like electrodes; 
c. a first layer of photosensitive detector material 
positioned upon said wafer between said first set of 
tooth-like electrodes and said third set of elongated 
electrodes and substantially surrounding said elon- 
gated electrodes; and 
d. a second layer of photosensitive detector material 
positioned upon said wafer between said second set 
of tooth-like electrodes and said fourth set of elon- 
gated electrodes and substantially surrounding said 
elongated electrodes. 
12. The combination as set forth in claim 11 wherein 
said first and second layers of photosensitive detector 
material have a different spectral response. 
13. The combination as set forth in claim 12 wherein 
said first layer of photosensitive detector material com- 
prises PbSe and said second layer of photosensitive 
detector material comprises PbS. 
14. The combination as set forth in claim 13 wherein 
said first and second sets of aligned tooth-like electrodes 
are rectangular and said elongated electrodes have a 
width substantially less than the widths of said tooth- 
like electrodes. 
15. The combination as set forth in claim 14 wherein 
said first and second sets of aligned tooth-like electrodes 
extend from the same common conductor formed upon 
said wafer. 
16. The combination as set forth in claim 15 wherein 
the tooth-like electrodes of said first and second sets are 
staggered with respect to each other. 
17. The combination as set forth in claims 11, 12, 13, 
14, 15 or 16 wherein all of said electrodes comprise 
gold. 
18. The combination as set forth in claim 17 wherein 
said gold is adhered to the surface of said silicon wafer 
6 
7 
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by an intermediate layer selected from the group con- 
sisting of chromium, palladium and titanium-tungsten. 
19. The combination as set forth in claims 11, 12, 13, 
14, 15 or 16 further including a first and second parallel 
to serial pulse train multiplexer within said wafer, means 5 
for coupling said third set of elongated electrodes to 
said first multiplexer and means for coupling said fourth 
set of elongated electrodes to said second multiplexer. 
20. A silicon light detector array wafer comprising: 
a. a first set of aligned tooth-like rectangular gold 10 
electrodes extending from a common conductor 
positioned upon said wafer and a second set of 
aligned tooth-like rectangular gold electrodes ex- 
tending from said common conductor and posi- 
tioned upon said wafer; 15 
b. a third set of thin elongated gold electrodes, posi- 
tioned upon said wafer, each elongated electrode 
of said third set coupled to a first multiplexer and 
positioned between the sides of a pair of electrodes 
of said first set of tooth-like electrodes, and a fourth 20 
set of thin elongated gold electrodes coupled to a 
second multiplexer and positioned upon said wafer, 
each elongated electrode of said fourth set posi- 
tioned between the sides of a pair of electrodes of 
said second set of tooth-like electrodes; 
c. a first layer of PbSe photosensitive detector mate- 
rial positioned upon said wafer between said first 
set of tooth-like electrodes and said third set of 
elongated electrodes and substantially surrounding 
said elongated electrodes; and 
d. a second layer of PbS photosensitive detector ma- 
terial positioned upon said wafer between said 
second set of tooth-like electrodes and said foureh 
set of elongated electrodes and substantially sur- 
rounding said elongated electrodes. 
21. The combination as set forth in claim 20 wherein 
said gold is adhered to the surface of said silicon wafer 
by an intermediate layer selected from the group con- 
sisting of chronium, palladium and titanium-tungsten. * * * * *  
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